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Abstract—As spin-orbit-torque magnetic random-access 
memory (SOT-MRAM) is gathering great interest as the next-
generation low-power and high-speed on-chip cache memory 
applications, it is critical to analyze the magnetic tunnel junction 
(MTJ) properties needed to achieve sub-ns, and ~fJ write 
operation when integrated with CMOS access transistors. In this 
paper, a 2T-1MTJ cell-level modeling framework for in-plane 
type Y SOT-MRAM suggests that high spin Hall conductivity 
and moderate SOT material sheet resistance are preferred. We 
benchmark write energy and speed performances of type Y SOT 
cells based on various SOT materials experimentally reported in 
the literature, including heavy metals, topological insulators and 
semimetals. We then carry out detailed benchmarking of SOT 
material Pt, -W, and BixSe(1-x) with different thickness and 
resistivity. We further discuss how our 2T-1MTJ model can be 
expanded to analyze other variations of SOT-MRAM, including 
perpendicular (type Z) and type X SOT-MRAM, two-terminal 
SOT-MRAM, as well as spin-transfer-torque (STT) and voltage-
controlled magnetic anisotropy (VCMA)-assisted SOT-MRAM. 
This work will provide essential guidelines for SOT-MRAM 
materials, devices, and circuits research in the future. 
 
Index Terms—magnetic tunnel junction, spin Hall effect, spin-
orbit-torque, 2T-1MTJ 
 
I. INTRODUCTION 
pin-orbit-torque magnetic random-access memory (SOT-
MRAM) is a promising candidate to achieve faster and 
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more energy-efficient read and write operation compared with 
the current in-production spin-transfer-torque MRAM (STT-
MRAM). Besides, SOT-MRAM promises higher endurance 
and less read disturbance than STT-MRAM, which gives it 
great potential as an on-chip cache replacing SRAM.  
Experimentally, the most advanced STT-MTJ now can 
achieve 1 ns switching with a current density of 10-20 
MA/cm2 in sub-50nm perpendicular magnetic tunnel junctions 
(MTJs). [1, 2] While the best SOT-MTJ at the research front 
now can already achieve 0.5 ns switching with a current 
density of 10-20 MA/cm2 in sub-500nm in-plane MTJs. [3-5] 
When scaled-down, in-plane SOT-MTJ can potentially 
achieve sub-ns, and ~fJ write operation. Though the in-plane 
SOT-MRAM suffers from a rather large cell size due to the 
aspect ratio needed to reach thermal stability and 3-terminal 
configuration required to perform separate write and read 
functions, [6] the 6T-SRAM cell size which is scaling down 
more slowly at advanced nodes is still much larger than the in-
plane SOT-MRAM cell.[7]  
Recently, abundant materials research has demonstrated 
SOT material that can generate close to and larger than one 
charge-to-spin conversion efficiency ( ). Among the various 
SOT materials, a heavy metal such as Pt and W[8, 9], and 
topological materials such as Bi2Se3, Bi0.9Sb0.1, and WTe2 are 
of particular interest.[10-12] Nevertheless, no work has 
integrated these materials into a practical CMOS transistor-
MTJ cell and studied the write energy-delay performance. 
Thus, the write power and energy benchmarking conducted 
thus far [13-15] remain rather qualitative, ignoring the impact 
from the access transistor such as limited current drive and 
finite transistor resistance, as well as the interdependence of 
write energy and write speed especially at sub-ns timescale. A 
better understanding of this interdependence is critical for the 
overall optimization of cell-level SOT-MRAM performance. 
In this paper, we first introduce the framework used to 
model the 2T-1MTJ cell, SOT-induced switching current, and 
current distribution along the write path. Then, using a 
simplified version of this framework, we show that the write 
energy-delay performance of the SOT-MRAM cell depends on 
two critical properties of the SOT layer, i.e., the spin Hall 
conductivity, and sheet resistance. Based on this simplified 
analysis, we propose guidelines to achieve sub-ns and ~fJ 
operation of SOT-MTJ. Next, we benchmark the write current 
and energy performance of various SOT materials reported in 
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Fig. 1. (a) Cross section view of 2T-1MTJ architecture of SOT-
MRAM cell. BE, TE, WL, SL, and BL refer to bottom electrode, 
top electrode, word line, source line, bit line respectively. FL, RL, 
SAF refer to free layer, reference layer, and synthetic 
antiferromagnetic layer respectively. (b) Equivalent circuit resistor 
model of the strong and weak write paths of 2T-1MTJ architecture. 
(c) Top view of SOT-MTJ sitting on top of the SOT material.  
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Fig. 2. N-type FinFET (a) source to drain current ( ), and (b) 
resistance as a function of  for different fin numbers. The 
solid (open) symbols refer to strong (weak) write path case.  
the literature based on the simplified framework.  Last, we 
utilize the framework to explore the best thickness and 
resistivity of any given SOT material for the lowest write 
current and energy. Sputtered Pt, -W, and BixSe(1-x) are 
explored as they are compatible with industrial production.  
Compared with the original paper presented at the 2019 
IEEE S3S Conference[16], this paper includes a new figure 
(Fig. 3 and Table II) to better illustrate the switching current 
and energy dependence on SOT layer sheet resistance and spin 
Hall conductivity, as well as to benchmark the write current 
and energy performance of various SOT materials reported in 
literature. Besides, we discuss how to expand this 2T-1MTJ 
modeling framework to account for other variations of SOT-
MRAM cell by including new cell designs, physical terms, or 
full-blown micromagnetic simulations (Section V). 
II. 2T-1MTJ CELL ANALYSIS FRAMEWORK 
Because the significant benefits of in-plane SOT-MRAM 
over STT-MRAM are its lower write power and latency, we 
will focus on the write operation of in-plane SOT-MRAM. 
Also, we will concentrate on the write delay due to intrinsic 
magnetization switching via the SOT effect and write energy 
due to Ohmic loss in a 2T-1MTJ SOT-MRAM cell. 
Meanwhile, the array-level SOT-MRAM read and write 
performance can be evaluated using methodology as in 
references [10, 17-21]. 
First, the 2T-1MTJ cell has an effective circuit model, as 
shown in Fig. 1(b). Here, we include the parasitic resistance 
from the metal electrodes, the SOT+FL layer ( ), and 
the transistor ( ). We also consider the write current 
shunting effect due to the ferromagnetic free layer (FL) sitting 
on top of the SOT layer, as shown in Fig. 1(a) inset. We use a 
square-shaped SOT-MTJ to approximate the in-plane elliptical 
SOT-MTJ, as shown in Fig. 1(c). The easy axis lies in the y-
direction, and no external magnetic field is required to switch 
the magnetization. We here call this type Y SOT-MRAM. We 
use the PTM model of high performance 20 nm FinFET 
NMOS as an access transistor in Cadence Virtuoso.[22]  
Next, we model the maximal current drive when the 
transistor is in series with . As seen in Fig. 1(b) and 
Fig. 2, this will result in different current drives when the SOT 
current polarity flips.[23] In the strong write path case, the  
value is close to , while in the weak write path case, the 
 is smaller than  due to the voltage drop on . 
Note that we use NMOS as it provides a larger current than 
PMOS. In later analysis, we will thus consider the weak write 
case only to determine how many FinFET fins are needed to 
perform writing. 
To model the damping-like SOT-driven switching current 
and speed of the in-plane magnetized free layer (FL), we 
employ the same model used for STT-MTJ [24] with 
experimentally observed values as listed in Table I[4, 25]. 
First switching current , where 
 is the initial angle of the magnetization with 
respect to the easy axis,  is the FL switching time, and  is 
the FL characteristic relaxation time. Here, 
, 
, and 
.[26] Next, critical switching current is 
expressed as .[20] 
Consistent with references [4, 25], to reduce the critical 
switching current, we use a rather small FL effective 
demagnetization field  of 0.2T which results from a 
TABLE I 
2T-1MTJ SOT-MRAM CELL MODEL PARAMETERS 
Parameters Symbol Value Unit 
Half Metal Pitch F 20 nm 
CMOS Supply Voltage 
 
0.9 V 
Thermal Stability Factor of FL 
 
49  
Damping Constant of FL 
 
0.01  
Saturation Magnetization of FL 
  
A/m 
Shape Anisotropy Field of FL 
 
0.168 T 
Effective Demag Field of FL 
 
0.2 T 
In-plane Coercivity of FL 
 
0.004 T 
SOT Layer Dimension 
 
100, 60 nm 
FL Dimension 
 
20, 2 nm 
FL (CoFeB) Resistivity 
 
130 
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Fig. 3. (a) Switching current  and (b) switching energy in the 
SOT and FL  as a function of SOT layer sheet resistance 
 for SOT materials with different  values. The write time 
is 0.5 ns. The data points are calculated based on published 
experimental data on various SOT materials as listed in Table II, 
with their  values labelled besides each data point. The open 
data points are taken from sputtered materials, while the solid 
data points from molecular beam epitaxy (MBE)-grown or 
exfoliated materials. 
large perpendicular anisotropy field at the CoFeB/MgO 
interface. We caution that the damping constant value 0.01 is 
taken from reference [4] and might change with the SOT 
material conditions. Note that the  value of 49 is sufficient 
for 128MB SRAM using error correction code (ECC).[27] We 
must note that to simplify the analysis, we do not consider the 
effects of field-like torque and the Oersted field on the 
magnetization switching process. We will discuss these effects 
in section V later. 
Last, we consider the effect of shunting due to the free layer 
sitting on top of the SOT layer. Using a simple parallel resistor 
model to provide critical current  in the SOT channel, the 
shunting current flowing through the FL is 
, where  refers to sheet resistance. 
The write energy in the SOT+FL line is: 
and the write energy in the FinFET is . In 
practice, the write current and energy will be higher if driving 
the FinFET at maximum current. 
III. OPTIMIZATION OF SHEET RESISTANCE AND SPIN HALL 
CONDUCTIVITY 
To simplify the analysis, we assume the thermal stability 
and cell size determine the FL properties. Then, we can write 
down  and  as a function of only two 
variables: apparent spin Hall conductivity  of 
the SOT layer, and SOT material sheet resistance 
: 
;  
, . 
where ,   
TABLE II 
SOT MATERIAL PROPERTIES FOR SIMPLIFIED ANALYSIS 
(*Growth method is sputtering unless noted otherwise, all data were obtained 
room temperature) 
SOT 
Material* 
 
 
 
nm   
 
 
Ref. with 
Measure 
Method 
Pt 20 6 0.07 33 3.5 
[19] 
ST-FMR 
Pt 51 4 0.2 128 3.9 
[15] 
Harmonic Pd0.25Pt0.75 58 4 0.26 144 4.5 
Au0.25Pt0.75 83 8 0.35 104 4.2 
[13] 
Harmonic 
[Pf/Hf]n/Pt 144 4.6 0.37 313 2.6 
[28] 
Harmonic 
-W 260 5 0.3 520 1.2 
[9] 
Switching
&ST-FMR 
-W 238 5 0.6 476 2.6 
[5] 
Harmonic 
-W 20 7 0.04 29 2 
[31] 
Loop Shift 
Ta 190 8 0.12 238 0.6 
[20] 
Switching
&ST-FMR 
TaB 197 4 0.2 493 1.02 
[32] 
Spin Hall 
Magneto-
resistance 
Bi2Se3 
(MBE) 
1755 8 3.5 2194 2.0 
[21] 
ST-FMR 
Bi2Se3 
(MBE) 
1060 7.4 0.16 1432 0.15 
[29] 
Loop Shift 
BixSe(1-x) 
2083 8 2.9 2604 1.39 [10] 
Differenti-
al Hall 
1538 16 1.75 961 1.1 
1428 40 0.45 357 0.32 
Bi0.9Sb0.1 
(MBE) 
400 10 52 400 130 
[12]  
Loop Shift 
Bi0.83Sb0.17 1000 10 1.2 1000 1.2 [33] 
Harmonic Sb 333 10 0.13 333 0.39 
Bi0.1Sb0.9 375 80 0.25 47 0.66 
[34]  
ST-FMR 
WTe2 
(Exfoliated
Flakes) 
580 120 0.51 48 0.9 
[11] 
Harmonic
&ST-FMR 
WTex 435 5 0.42 870 0.97 
[30] 
Harmonic
&ST-FMR 
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Fig. 4. Metrics as a function of  and  for -W, BixSe(1-x), 
and Pt (inset of (d-f)): (a)(d) Charge-to-spin conversion efficiency 
( ); (b)(e) FinFET fin number for switching at 0.5ns (inset 1ns 
for (b)); (c)(f) Total switching energy for 0.5ns switching. 
 
There are two scenarios here. First, when , 
. Hence, we only need to consider optimizing for 
. As seen in Fig. 3(a), large  and  are preferred. 
Taking experimental data for SOT materials in literature, as 
shown in Table II, we then conduct a simplified analysis using 
the above equations. We see that materials with too small  
(< 200 ), such as Pt, Ta, and Pt-based alloys, result in a 
sharp increase in , thus too large transistor size. Meanwhile, 
too large  (> 2000 ) deteriorates the FinFET current 
drive, as shown in Fig. 2, thus leading to larger transistor size. 
Note that though the  reduces, the decrease in the current 
drive is more severe leading to an increase in transistor fin 
numbers.  
Second, when , the criteria of  
optimization are similar to above. As shown in Fig. 3(b), when 
1000 ,  is minimized. 
Similar to the first scenario, materials with too small  (< 
200 ) result in a sharp increase in . But because 
 is inversely proportional to , a conductive SOT 
material such as Pt with very large  can still maintain a low 
, as seen in Fig. 3(b). 
 Hence, in both scenarios, the goal is to find a SOT material 
with large  and moderate  of 500 - 2000 . 
 It is worthwhile to discuss briefly here the different 
materials and experimental parameters chosen in Table II.[5, 
9-11, 13, 15, 19-21] [28-34] First, the experimental  and  
values were measured using various techniques, as shown in 
Table II. Hence, care must be taken when comparing the SOT-
related values across different materials. Then, for each 
material, the , , , and  values all change with 
the material thickness. Here, we list three BixSe(1-x) thicknesses 
cases so as to illustrate the impact of thickness better, while 
we do not show the 4 and 6 nm BixSe(1-x) cases with  
larger than 4000 . We will model the influence of  for 
Pt, -W, and sputtered BixSe(1-x) in detail in the following 
section. Next, we illustrate both sputtered materials and other 
MBE-grown or exfoliated materials in Figure 3 and Table II. 
In particular, MBE-grown Bi0.9Sb0.1  shows very promising 
SOT performance [12] but sputtered BiSb alloys show similar 
performance as other heavy metals or topological 
materials[33, 34]. Last, it is further worth noting that there are 
reports on SOT of topological insulator/light metal bilayers 
such as (Bi1-xSbx)2Te3/Ti, Bi2Te3/Mo, SnTe/Ti, and Bi2Se3/Mo. 
[14, 35] To simplify the analysis based on the single-layer 
SOT material/FL model, we do not include these bilayers in 
this work. 
IV. BENCHMARKING WITH SEVERAL SOT MATERIALS 
Based on the above framework, we model a 2T-1MTJ cell 
with several representative SOT materials, including Pt, -W, 
and sputtered BixSe(1-x). Using the model parameters listed in 
Table I, we find the  on the range of 5 k  dominates over 
, as shown in Fig. 2 and Table III. Hence, the write 
energy in the transistor  also dominates over that in the 
SOT and FL . 
For heavy metal, we need to consider the effect of spin 
diffusion length : , where  
is the spin diffusion length of the SOT material, and  is the 
effective spin-torque efficiency when all spins diffuse into the 
FL adjacent to the SOT layer. From literature [5], we use a 
typical  and  value for -W as listed in 
Table III. Note that experimentally  can be tuned by 
sputtering conditions and remains relatively constant within a 
range of  [5]. We assume that  does not change over a 
limited range of  and . Hence, we model 
 based on two independent variables 
 and . As shown in Fig. 4(a-c), we obtain , fin 
number needed to provide , and  at switching 
speed of 0.5 ns. As , the  dependence on  
and  is similar to the fin number.  
Similarly, we use published heavy metal Pt  value and 
 relationship according to the Elliott-Yafet spin 
relaxation mechanism.[8] Though Pt has a higher  than -
W, its much lower , thus  value results in higher  
and , while fin number of 2 can only be achieved when Pt 
is very resistive (relatively larger ), as shown in the insets 
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of Fig. 4(d-f) and Table III. Note that the higher  of Pt 
brings down  compared with -W.  
 For sputtered BixSe(1-x), spin diffusion length cannot be 
defined because its resistivity and band structures change 
drastically as a function of thickness.[10] Hence, we can only 
plot a certain range of  as shown in Fig. 4(d-f), 
instead of the full 2D matrix as in the heavy metal case. As 
discussed above, 15 nm is preferred for low  resulting from 
a tradeoff between the shunting factor and . Its relatively 
low  results in around 2 times higher  (10.2 fJ) than 
that of Pt/ -W (3.7/2.7 fJ), as shown in Table III. 
Compared with Pt and BixSe(1-x), -W’s lower  gives rise 
to the lowest , thus the best cell-level write energy 
performance. This illustrates again that as transistor resistance 
dominates the total cell resistance, optimizing for write current 
directly translates into lowest cell-level write energy. 
V. DISCUSSION 
Last, we discuss how to expand our 2T-1MTJ modeling 
framework to study several variations of SOT-MRAM in 
addition to the type Y SOT-MRAM with a 2T-1MTJ cell 
above.  
First, there are two additional types of SOT-MRAM: i.e., 
perpendicular SOT-MRAM (referred to as type Z) and in-
plane SOT-MRAM with easy axis aligned in parallel to the 
current direction (referred to as type X). Note that the in-plane 
SOT-MRAM discussed above has an easy axis aligned 
orthogonal to the current direction (referred to as type Y).[25] 
As discussed in this work, if we only consider the effect of 
damping-like SOT, in type Z and type X devices, the 
damping-like SOT needs to overcome the magnetic anisotropy 
barrier without any precession, whereas, in type Y device, the 
damping-like SOT only needs to balance the damping 
constant, thus resulting in switching via multiple 
precessions.[36] Hence, the critical switching current of type 
Y is much lower than type X and type Z. Though 
experimentally, this is true,[25] only considering damping-like 
SOT is not sufficient for all three types of SOT-MRAM. For 
type Y, micromagnetic simulations indicate that the Oersted 
field might contribute to a much faster switching without 
incubation delay[37], which cannot be explained by the 
damping-like SOT-driven macrospin switching used in our 
model above. While for type X and type Z, experiments and 
macrospin simulations, show that field-like torque can assist 
the switching and lower the switching current.[25, 38] To 
account for these caveats mentioned above, micromagnetic 
simulations considering Oersted field, field-like SOT, and 
damping-like SOT are required. 
Second, to enable high-density and low-cost MRAM for 
cache applications with sub-ns write performance, it is highly 
desirable to build a two-terminal SOT-MRAM with one single 
access transistor. Recently, one experimental work shows that, 
indeed, SOT can drive magnetization switching in a two-
terminal MRAM cell consisting of a perpendicular MTJ sitting 
on top of a Ta SOT channel.[39] More detailed micromagnetic 
simulations are needed to fully understand the impact of non-
uniform current distribution at the MTJ/SOT channel cross-
section on SOT-driven switching. Besides, it is crucial to 
consider the effect of STT in this two-terminal scheme, which 
can lower the SOT switching current, as well as facilitate 
deterministic switching in type X and type Z devices.[38] We 
can employ the well-known STT-induced switching current 
equations.[24] 
Third, utilizing the effect of voltage-controlled magnetic 
anisotropy (VCMA) can help temporarily lower the energy 
barrier during SOT switching, thereby further reducing the 
write current and energy.[40] We can model this VCMA-
assisted SOT switching by including the VCMA-induced 
change of perpendicular magnetic anisotropy into the above 
model. Also, VCMA that lowers the energy barrier for both 
voltage polarities[41] can assist SOT switching in the two-
terminal scheme mentioned above. 
VI. CONCLUSION 
In this paper, we first introduce a 2T-1MTJ modeling 
framework, including practical transistor loading, SOT-
induced switching, and current shunting of free layer over the 
SOT layer. The simplified framework shows that large spin 
Hall conductivity  and moderate sheet resistance  of 
500 - 2000  are preferred for low switching current and 
energy. Using this framework, we benchmark the write current 
and energy performance of SOT-MRAM cells using SOT 
materials experimentally reported in the literature including 
heavy metals, topological insulators, and semimetals. A 
detailed benchmarking based on this framework further 
suggests -W is a promising SOT material candidate for high-
speed and low-power SOT-MRAM. We last discuss possible 
extensions beyond this 2T-1MTJ modeling framework for the 
modeling and design of various families of SOT-MRAM 
devices, circuits, and systems in the future. 
TABLE III 
2T-1MTJ SOT MATERIAL BENCHMARKING PARAMETERS AND RESULTS 
Parameters Symbol -W Pt BixSe(1-x) Unit 
Spin Hall 
conductivity  
2.5 3.5 1.5 
 
Spin diffusion 
length  
1.3 
 
N/A nm 
Resistivity* 
 
200 50 1400 
 
Thickness* 
 
5 3 15 nm 
SOT sheet 
resistance*  
400 167 933 
 
SOT efficiency*  
 
0.48 0.17 1.96  
Fin number* Fin # 2 2 2  
Switching 
current*  
110 140 118 
 
SOT+FL write 
energy*   
3.7 2.7 10.2 fJ 
FinFET write 
energy*  
33.2 51.5 41.6 fJ 
SOT+FL 
Resistance*  
609 270 1385 
 
FinFET 
resistance  
5480 5260 5970 
 
,  values for -W, Pt, and BixSe(1-x) are from references. 
*Selected low write energy case @0.5ns 
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